

**TXØ1 TAPE**


**CONTROLLER  
HANDOUT**

SECTION VII  
BASIC LOGIC

INTRODUCTION

This section provides basic logic information pertaining to the individual components used on circuit cards of the Control Unit. Each block shows the input pins on the left and the output pins on the right. A description of each circuit function is provided, and the voltage and ground pins are identified. The blocks are listed in numerical order.

**SN 7400**




2-Input, + NAND (4/Chip)

+ on input Pins 1 and 2 produces - on output Pin 3.  
- on either or both inputs causes Pin 3 to be +.

+5 on Pin 14  
GND on Pin 7

**SN 7404**




Hex Inverter (6/Chip)

+ on Pin 1 results in a - on Pin 2  
- on Pin 1 results in a + on Pin 2

+5 on Pin 14  
GND on Pin 7

**SN 7401**




2-Input, + NAND (4/Chip)  
Open Collector output

+ on input Pins 2 and 3 produces - on output Pin 1.  
- on either or both inputs causes Pin 1 to be +

+5 on Pin 14  
GND on Pin 7

**SN 7405**




Hex Inverter (6/Chip)  
Open Collector output

+ on Pin 1 results in a - on Pin 2  
- on Pin 1 results in a + on Pin 2

+5 on Pin 14  
GND on Pin 7

**SN 7402**




2-Input, + NOR (4/Chip)

+ Signal on input Pins 2 and/or 3 results in a negative (-) output on Pin 1.

+5 on Pin 14  
GND on Pin 7

**SN 7406**




Hex Inverter (6/Chip)  
High Voltage

+ on Pin 1 results in a - on Pin 2  
- on Pin 1 results in a + on Pin 2

+5 on Pin 14  
GND on Pin 7

**SN 7407**




Hex Buffer (6/Chip)  
High Voltage

+ on Pin 1 results in a + on Pin 2.  
- on Pin 1 results in a - on Pin 2.

Voltage level on output pins:  
- up to 30V.

+5 on Pin 14  
GND on Pin 7

**SN 7417**




Hex Inverter (6/Chip)  
High Voltage

+ on input Pin 1 results in a + on output Pin 2.  
- on input Pin 1 results in a - on output Pin 2.

+5 on Pin 14  
GND on Pin 7

**SN 7408**




2-Input, + AND (4/Chip)

+ on input Pins 1 and 2 results in a + on output Pin 3.  
- on either or both input Pins 1 and 2 results in a - on output Pin 3.

+5 on Pin 14  
GND on Pin 7

**SN 7420**




4-Input, + NAND (2/Chip)

+ on input Pins 1, 2, 4 and 5 results in a - on output Pin 6.  
- on any or all input Pins 1, 2, 4 and 5 results in a + on output Pin 6.

+5 on Pin 14  
GND on Pin 7

**SN 7409**




2-Input, + AND (4/Chip)  
Open Collector

+ on input Pins 1 and 2 results in a + on output Pin 3.  
- on either or both input Pins 1 and 2 results in a - on output Pin 3.

+5 on Pin 14  
GND on Pin 7

**SN 7423**




4-Way Gated OR Extender

The 4-Way Gated OR chip is described for RL25 below. The extender function does not require Pin 4 gating. When Pin 15 is - and Pin 1 is +, Pin 7 will be minus.

+5 on Pin 16  
GND on Pin 8

**SN 7410**




3-Input, + NAND (3/Chip)

+ on input Pins 1, 2 and 13 results in a - on output Pin 12.  
- on any or all input Pins 1, 2, and 13 results in a + on output Pin 12.

+5 on Pin 14  
GND on Pin 7

**SN 7416**




Hex Inverter (6/Chip)  
High Voltage

+ on input Pin 1 results in a - on output Pin 2.  
- on input Pin 1 results in a + on output Pin 2.

+5 on Pin 14  
GND on Pin 7

**SN 7425**




4-Way Gated OR (2/Chip)

Output Pin 8 will be minus if input Pin 11 (gate) is plus and a plus is present on Pins 9, 10, 12 or 13

+5 on Pin 14  
GND on Pin 7

**SN 7426**




**2-Input, + NAND (4/chip)  
High Voltage Output**

+ on input Pins 1 and 2 results in a - on the output Pin 3.  
- on either or both inputs causes Pin 3 to be +.

+5 on Pin 14  
GND on Pin 7

**SN 7430**




**8-Input, + NAND (1/chip)**

+ on all input pins results in a - on Pin 8.  
- on any or all input pins causes Pin 8 to be +.

+5 on Pin 14  
GND on Pin 7

**SN 7440**




**4-Input, + NAND (2/chip)**

+ on input Pins 1, 2, 4 and 5 results in - on Pin 6.  
- on any or all input pins results in + on output Pin 6.

+5 on Pin 14  
GND on Pin 7

**SN 7442**




**4 to 10 Decoder**

PIN				"-" on Pin	Binary Value
12	13	14	15		
-	-	-	-	1	0
-	-	-	+	2	1
-	-	+	-	3	2
-	-	+	+	4	3
-	+	-	-	5	4
-	+	-	+	6	5
-	+	+	-	7	6
-	+	+	+	9	7
+	-	-	-	10	8
+	-	-	+	11	9

+5 on Pin 16  
GND on Pin 8

**SN 7450**



**Expandable 2-Input  
AND/OR Invert**


Output Pin 8 will be minus if:  
1. Input Pins 1 and 13 are +.  
2. Input Pins 9 and 10 are +.  
3. Input Pin 12 is -, and Pin 13 is +.

Output Pin 6 will be minus if:

1. Input Pins 2 and 3 are plus.
2. Input Pins 4 and 5 are plus.

+5 on Pin 14  
GND on Pin 7

**SN 7451**




**2-Input AND/OR Invert  
(2/chip)**

Output Pin 8 will be minus if:

1. Input Pins 1 and 13 are plus.
2. Input Pins 9 and 10 are plus.

+5 on Pin 14  
GND on Pin 7

**SN 7453**




**Expandable 4-Wide, 2-Input  
AND/OR Invert**

Output Pin 8 will be minus if:

1. Input Pins 1 and 13 are plus.
2. Input Pins 2 and 3 are plus.
3. Input Pins 4 and 5 are plus.
4. Input Pins 9 and 10 are plus.
5. Input Pin 12 is minus and Pin 11 is plus.

**SN 7454**




2-Input, 4-wide, AND/OR Invert

Output Pin 8 will be minus if:  
 1. Pins 1 and 13 are plus.  
 2. Pins 2 and 3 are plus.  
 3. Pins 4 and 5 are plus.  
 4. Pins 9 and 10 are plus.

+5 on Pin 14  
 GND on Pin 7

**SN 7460**




4-Input Dual Expander (2/chip)

Output Pin 12 will be minus and Pin 11 will be plus when input Pins 13, 1, 2 and 3 are all plus.

+5 on Pin 14  
 GND on Pin 7

**SN 7470 & 7472**



Edge Trigger JK Flip-Flop JK Master-Slave Flip-Flop


Outputs flip on positive edge of clock pulse as indicated in the table. Minus on input Pin 13 (-L) causes output Pin 6 to go positive and output Pin 8 to go negative. Minus on input Pin 2 (-R) causes Pin 6 to go negative and Pin 8 to go positive.

Input		Output	
J	K	8**	6**
-	-	No effect	
-	+	-	+
+	-	+	-
+	+	Complements	

\*\* J is + on Pins 3 and 4, - on 5  
 K is + on Pins 10 and 11, - on 9 } RL70

J is + on Pins 3, 4 and 5  
 K is + on Pins 9, 10 and 11 } RL72

**SN 7474**



Dual D-Type Edge Trigger Flip-Flop (2/chip)


Level on Pin 2, at clock pulse time (Pin 3), is gated to Pin 5; Pin 6 is inverted. This level is maintained until the next clock pulse.

The -L input on Pin 4 causes Pin 5 to go positive without a clock pulse.

The -R input on Pin 1 causes Pin 5 to go negative without a clock pulse.

+5 on Pin 14  
 GND on Pin 7

**SN 7475**




Quad D Edge Trigger Flip-Flop

Level on the D input at clock (C input) time is gated to Pin 16 and maintained until the next clock pulse. Pin 1 is inverted output. The chip has only two clock inputs, so two flip-flops use the same clock pulse.

+5 on Pin 5  
 GND on Pin 12


**SN 7476**



Dual JK Master-Slave Flip-Flop (2/chip)

Outputs flip on positive edge of clock pulse (Pin 1). Minus on input Pin 2 (-L) causes output Pin 14 to go positive and Pin 15 to go negative. Minus on input Pin 3 (-R) causes Pin 14 to go negative and Pin 15 to go positive. Reference truth table for RL72.  
 +5 on Pin 5  
 GND on Pin 13

**SN 74185 & SN 7485**



4-Bit Magnitude Comparator

The three outputs can be fed into another comparator on the G, L and E (greater, lesser, equal) inputs


+5 on Pin 16  
 GND on Pin 8

		Inputs								Output	
A3	B3	A2	B2	A1	B1	A0	B0	G	L	E	+ on Pin
+	-										A > B
-	+										A < B
Same		+	-								A > B
Same		-	+								A < B
Same		Same		+	-						A > B
Same		Same		-	+						A < B
Same		Same		Same		+	-				A > B
Same		Same		Same		-	+				A < B
Same		Same		Same		Same		+	-	-	A > B
Same		Same		Same		Same		-	+	-	A < B
Same		Same		Same		Same		-	-	+	A = B

Same indicates that both are plus or both are minus.

**SN 7486**

**2-Input Exclusive OR (#/chip)**




Output Pin 3 will be plus if either (not both) input Pins 1 or 2 are plus.

+5 on Pin 14  
GND on Pin 7

**SN 74H87**

**4-Bit True Complement Zero One Bit**




Input		Output			
8	1	3	6	9	12
-	-	2	5	10	13
-	+	2	5	10	13
+	-	+	+	+	+
+	+	-	-	-	-

+5 On Pin 14  
GND on Pin 7

**SN 7496**

**5-Bit Shift Register**




The output on Pin 15 will follow input Pin 9 if a clock pulse is present at input 1. The next clock pulse will shift the output at Pin 15 to Pin 14 and Pin 15 will follow the 9 input. Data continues to shift (15 to 14, 14 to 13, 13 to 11, and 11 to 10) with every clock pulse. Outputs 15 thru 10 can also be set or reset by a + on input Pin 8. Then output Pin 15 will follow input Pin 2. (Pin 14 follows Pin 3, etc) while the Pin 8 input is plus. A minus on Pin 16 resets the shift register and outputs 15 thru 10 will be minus.

+5 on Pin 5  
GND on Pin 12

**SN 7489**

**64-Bit R/W Memory**




Pins 4, 6, 10 and 12 are data inputs. Each input can be gated into 16 different 'cells', if Pin 3 is minus. Input pins 1, 15, 14 and 13 determine the 'cell' into which data is 'written', or gated out. Data will be gated out (read) if Pin 2 is minus.

+5 on Pin 16  
GND on Pin 8

**SN 74100**

**Dual Quad D-Type Edge Trigger Flip-Flop**




Level on D input at clock (C) time is gated to Pin 5 and maintained until the next clock pulse.

Four flip-flop circuits share the same clock pulse.

+5 on Pin 24  
GND on Pin 7

**SN 7493**

**4-Bit Binary Counter**



Output Pin 12 is normally connected to Pin 1. Both R inputs must be plus to reset the counter. Either or both R inputs minus allows the counter to count. Counter increments once per pulse on Pin 14. The outputs have the following binary values:


- 12 = 1
- 9 = 2
- 8 = 4
- 11 = 8

Example: If counter equals 9, outputs 11 and 12 would be positive.

+5 on Pin 5  
GND on Pin 10

**SN 74107**

**Dual JK Master-Slave Flip-Flop**




Outputs flip on positive edge of clock pulse (Pin 12). Minus on input Pin 13 (-R) causes Pin 2 to go negative and Pin 3 to go positive.

Input		Output	
J	K	3	2
-	-	No effect	
-	+	-	+
+	-	+	-
+	+	Complements	

+5 on Pin 14  
GND on Pin 7

**SN 74122**



Single Shot

Inputs  $T_1$ ,  $T_2$ , and  $T_3$  are used for external RC networks to increase the time of the single shot. When a minus is present on the -R input it causes output Pin 8 to go negative and output Pin 6 to go positive.


Vcc on pin 14,  
GND on pin 7

Input Pins				Output Pins	
1	2	3	4	8	6
+	+	x	x	-	+
x	x	-	+	-	+
x	x	x	-	-	+
-	x	+	+	-	+
-	x	↑	+	↓	↑
-	x	+	↑	↓	↑
x	-	+	+	-	+
x	-	↑	+	↓	↑
x	-	+	↑	↓	↑
↓	↓	+	+	↓	↑
↓	↓	+	+	↓	↑

Input		Output	
-S	G	8	6
+	x	-	+
x	↑	↓	↑
-	+	↓	↑

Code: x = + or -  
↓ = + to - transition  
↑ = - to + transition

**SN 74123**




Single Shot

Inputs  $T_1$ ,  $T_2$ , and  $T_3$  are used for external RC networks to increase the time of the single shot. When a minus is present on the -R input it causes output Pin 4 to go minus and output Pin 13 to go positive.

+5 on Pin 16  
GND on Pin 8

**SN 74150 & 74151**



16-Bit Data Selector


If -S is minus, Output Pin 10 will follow the selected input Pin, but will be inverted.

Pin	Selected Input Pin	
A B C	-	Pin D +
- - -	8	23
+ - -	7	22
- + -	6	21
+ + -	5	20
- - +	4	19
+ - +	3	18
- + +	2	17
+ + +	1	16

8-Bit Data Selector

RL151 is the same as RL150 except that there are only eight data inputs and no gating on Pin D. Use the same truth table but ignore the Pin D portion, for output pins 16 through 23.

**SN 74153**




4 to 1 Data Selector

If either the Pin 1 or the Pin 15 input is minus, the output at Pin 7, or Pin 9, will be the same as the selected input.

Pin		Selected Input Pin	
14	2	6	10
-	-	6	10
+	-	5	11
-	+	4	12
+	+	3	13

+5 on Pin 16  
GND on Pin 8

**SN 74154**




4-16 Decoder

Pins 18 and 19 must be minus to change the output.

Pin				- on Pin
20	21	22	23	
-	-	-	-	1
-	-	-	+	2
-	-	+	-	3
-	-	+	+	4
-	+	-	-	5
-	+	-	+	6
-	+	+	-	7
-	+	+	+	8
+	-	-	-	9
+	-	-	+	10
+	-	+	-	11
+	-	+	+	13
+	+	-	-	14
+	+	-	+	15
+	+	+	-	16
+	+	+	+	17

+5 on Pin 24  
GND on Pin 12

**SN 74155**



Dual 2-4 Decoder

Pins 14 and 15 must be minus to decode Pins 3 and 13.

Pin		- on Pin
13	3	
-	-	9
+	-	10
-	+	11
+	+	12


Pin 1 must be plus, and Pin 2 must be minus to decode Pins 3 and 13.

Pin		- on Pin
13	3	
-	-	7
+	-	6
-	+	5
+	+	4

+5 on Pin 16  
GND on Pin 8

**SN 74157**

Quad 2-1 Selector




Output Pins 4, 7, 12 and 9 will follow the input Pins when Pin 15 is minus. If Pin 15 is plus, all outputs are minus.

INPUTS				Output Pins
15	1	A	B	
+	x	x	x	-
-	-	-	x	-
-	-	+	x	+
-	+	x	-	-
-	+	x	+	+

+5 on Pin 16  
GND on Pin 8

**SN 74164**

8-Bit Shift Register




The two 1 inputs are 'AND'ed at clock (C input) time. If both inputs are positive, Output Pin 3 will be positive. Every clock pulse causes Pin 3 to be set or reset; depending upon the 1 inputs, Pin 3 gated to Pin 4, Pin 4 to 5, Pin 5 to 6, etc. A positive pulse on input Pin 9 causes all outputs to go negative, effectively resetting the circuit.

+5 on Pin 14  
GND on Pin 7

**SN 74170**

4 x 4 Local Store




Data input is on Pins 15, 1, 2 and 3. There are four registers per data input. The -W input gates the WA and WB inputs on Pins 13 and 14, which determine which one of the four registers will receive the data.

The -R input gates the RA and RB inputs on Pins 5 and 11. The RA and RB inputs determine which of the four sets of registers will be gated to output Pins 10, 9, 7 and 6. Pin 10 output contains data from input Pin 15; Pin 9 reflects data from Pin 1; Pin 7 from Pin 2; and Pin 6 from Pin 4.

+5 on Pin 16  
GND on Pin 8

**SN 74174**

Hex D-Type Flip-Flop



Level on pin 3 (D) at clock time (+ transition) is gated to pin 2 and maintained until the next clock pulse. All six FF's share the same clock pulse.


The common Clear (R) line resets all FF outputs to -.

Inputs			Outputs
R	C	D	Q
-	x	x	-
+	↑	+	+
+	↑	-	-
+	-	x	No change

x = irrelevant  
↑ = transition from low to high level.

**SN 74180 & SN 75160**

Parity Generator Checker




Output Pin 5 is the parity check output. Output Pin 6 is the parity bit output. Input Pins 3 and 4 determine parity checking for Odd or Even parity in accordance with the following truth table.

+ INPUTS BIT 0 - 7	GATES		+ OUTPUT
	E	O	
Even	+	-	Even
Odd	+	-	Odd
Even	-	+	Odd
Odd	-	+	Even
Either	+	+	Neither
Either	-	-	Both



**SN 74193**




**4-Bit Binary Up-Down Counter**

Input Pins 9, 10, 1 and 15 are used to load the initial value into the counter, which then counts up once for every minus pulse on input Pin 5. The counter counts down for every minus pulse on input Pin 4. A plus on input Pin 14 resets the counter. A minus on input Pin 11 gates bits A, B, C and D into the counter. A minus on output Pin 12 indicates a carry, which a minus on Pin 13 indicates the counter counted through zero. Outputs 3, 2, 6 and 7 reflect the current value of the counter.

Binary	
Pin	Value
3	1
2	2
6	4
7	8

+5 on Pin 16  
GND on Pin 8

**SN 75107**




**Special Purpose Line Receiver**

Used with CII IRIS I/O interface only. For this application, pins 4, 5, 8, and 9 are tied to +5V. Inputs 1B and 2B are biased to +.65V to achieve a +1.6V "1's" detection threshold at inputs 1A and 2A. Nominal interface levels are ground and +2V.

+5 on pin 14  
-5 on pin 13  
Gnd on pin 7  
\*\* (For CII)  
Pins 5, 6, and 8 tied to +5V.  
Pins 2, and 11 tied to +.65V.

**8T23**




**Dual Line Driver**

Special Line Driver compatible with IBM System/360 I/O Interface Specifications.

The output (Pin 7) is plus when input Pins 1, 2, 3 and 4 or Pins 5 and 6 are plus.

+5 on Pin 16  
GND on Pin 8

**8T24**




**Triple Line Receiver**

Special Line Receiver compatible with IBM System/360 I/O Interface Specifications.

The output (Pin 7) is plus when input Pins 3 and 4, or 5 and 6 go plus.

**8T24**




Output Pin 9 is plus when input Pins 10 and 11, or Pin 12 goes plus.

+5 on Pin 16  
GND on Pin 8

**Notes:**

1. The first output or input pin number applies to the first circuit of a series of two or more identical circuits of the same IC.
2. Ground is normally connected to Pin 7 and VDC input to Pin 14 unless otherwise specified.
3. Supply voltage (VDC) is between 4.75 and 5.25 with respect to ground (GND) unless otherwise specified (7 VDC max).
4. The asterisk (\*), which is located on the output side of some blocks, indicates inverted outputs are above the asterisk and the non-inverted outputs are below.
5. Output signals of STC equipment are normally grounded or at +4.0 volts DC.



EB2-A-8281K0; EL2-A-8281K0; EC2-A-8281K0; ED2-A-8281K0


EXIT FROM MOTHER BOARD

MASTER  
MOD IN


STATUS BIT 3 4 5 7		PRINTED CIRCUIT	
PRESENT EC	2160	DATE	9-13-70
PREV EC	21093	PG PN	30755
CD LOC	01A-A302	CD PN	
CD TYPE	CC	MACH	3800-111

CC 031


TX01  
CONTROL  
MEMORY




10



- R1A. MEMORY REQUEST TOROM
- R1C. BITS ARE IN SENSE LATCHES
- R2A. PRELIMINARY DECODE, GATE ROMAR TO BROMAR
- R2C. UP DATE ROMAR (BRANCHES TAKEN), GATE ROMSL TO ROM DR (IF SET/RESET)
- R1A. (NEXT) MEMORY REQUEST TOROM
- R1C. EXECUTE SET/RESET & SET VALUE INSTRUCTIONS



100A







Figure 3-8. Control Unit Clocks.

STATUS of ROMAR BIT 15  
on PREVIOUS ROM WORD

1

ADDRESS of THIS WORD  
( Contents of ROMAR )

15F

*Reset & SET* →

BASIC MICRO-ORDER  
( LISTED IN SECTION 5 of MM.  
GIVES ADDITIONAL INFORMATION  
ABOUT THIS ROM WORD )

5800

5B00

16 BIT WORD LOCATED AT  
ABOVE STORAGE ADDRESS.  
( DISPLAYABLE IN ROMSL's )

GO TO

**MNE**MONIC

ADDRESS of NEXT ROM WORD


300

AB

COORDINATES OF THIS BLOCK  
ON LOGIC PAGE

THE ROM LOC BLOCK

11A



1	15F
5800	5B00
GO TO	
300	AB


1. Decode: Bits 1,3, and 4 on; bit 2 off.
2. Bits 5-15 of the ROMSL's will be gated to ROMAR to become the next address.

UNCONDITIONAL BRANCH


12



BROMAR 5-9 to ROMAR 5-9




1. Decode: Bits 1&2 on
2. Bits 3-9 and 15 set up branch condition
3. To form next address:
  - a. BROMAR 5-9 to ROMAR 5-9
  - b. ROMSL 10-14 to ROMAR 10-14
  - c. ROMAR 15 is result of branch decision




CONDITIONAL BRANCH

13



FK

BROMAR 5-9 to ROMAR 5-9



QC111


1. Decode: Bit 1 off
2. Bits 2-9 determine which latch or line will be set or reset.
3. To form next address:
  - a. BROMAR 5-9 to ROMAR 5-9
  - b. ROMSL 10-15 to ROMAR 10-15

SET/RESET

15

SET VALUE:

- BITS 2 & 3 OFF, 1 ON.
- THE BINARY VALUE OF SENSE LATCHES 4 - 7 WILL BE TRANSFERRED TO THE GPC REGISTER DESIGNATED BY THE BINARY VALUE OF BITS 8 & 9.
- NEXT ROMAR ADDRESS IS CONSTRUCTED BY TAKING BITS 5 - 9 FROM BROMAR AND BITS 10 - 15 FROM SENSE LT'S 10 - 15.



ROMSL = 43A0 →

GPC

74

{	0		{	8
	1	2		9
	2			10 X
	3			11 X
	4			12
	5	3		13
	6			14
	7			15

1	1DB
SET GPC 2-3	
4380	43A0
1E0	BH

### WRITE OPERATION


Following, are the pages and exits one should go through while executing a write command (01) on a TU70 at load point.

Page	Function	Exit
2-3	Initial Selection	B
2-4	Check Bus out parity and Command Decode	E
2-5	Present Initial Status	I
2-6	Resets after Status	Exec. Cmnds.
2-11	Write Prefetch	Motion Ctrl.
2-13	Motion Control (check bkwd status of drive)	C
2-16	Turnaround Delay	Q
2-15	Turnaround Delay---Set Write Status	N
2-13	Set BCR Value	A
2-14	Turnaround Complete	H
2-21	Load Point Delay	Write Seq.
2-27	Check Sta B trigger (LP)	B
2-31	Write PE ID Burst	J
2-32	Create Gap between ID Burst and Record	K
2-27	Write Leading 40 Zeros	D
2-28	Write Data Loop	E
2-29	Read Back Check	H
2-30	Look for IBG, then Reset Go---Set Channel End	X
2-20	Resets, Set DE	End Seq. K
2-5	Present Final Status	J
2-6	Resets	To Online Wait Loop

### TX01 READ OPERATION

Following, are the pages and exits one should go through while executing a Read command on 9 track TU70.


2-3	Initial Selection	B
2-4	Check Bus Out Parity and Command Decode	F
2-7	Command Decode	DD
2-5	Present Initial Status	I
2-6	Resets/after STATUS	EXECUTE Commands
2-11	Write Prefetch	Motion Ctrl.
2-13	Motion Control	A
2-14	Turnaround Complete	E
2-20	Generate Resets	Z
2-18	Turnaround Complete	V
2-19	Read Data Control	X
2-20	Generate Resets	Go to END
		Seq. K
2-5	Present Initial Status	J
2-6	Resets/After Status	Wait Loop



IDLE LOOP			
PRESENT EC	22020	DATE	7-9-73
PREV EC	22015	PG PN	31275
CD LOC		CD PN	
CD TYPE	QC	MACH	3800-111

18

QC  
1  
1




MASTER

MAINT DELAY AND RATE SEL			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31276
CD LOC		CD TYPE	QC
CD PN		MACH	3800-111

QC115

19

QC115



MASTER

LOAD TU ADR REG			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22615	PG PN	31277
CD LOC		CD TYPE	QC
CD PN		MACH	3800-111

20

QC1



SPAR TO COMMAND  
 SPAR KERNEL  
 ACCESS BUFFER  
 QC111GA, QC105ED, QC115EH

FETCH A COMMAND FROM THE BUFFER  
 ACCESS CMND  
 12C0 12C1  
 201 AB

DELAY FOR A SUCCESSFUL BRANCH  
 1 201  
 7600 7600  
 BUF BRANCH BB

UNSUCCESSFUL BRANCH IS A NOP-- ACCESS ANOTHER COMMAND  
 0 200  
 7781 7785  
 BUF BR C3 CB


USED TO DETECT A CODE OF FF (ALL 1's) INFEDR-- DEFINED AS A SPAR TRANSFER OR A BUFFER HANG

0 204  
 7D41 FD4B  
 SPAR XFER DB  
 5800 5976  
 GO TO EB

176  
 7640 F662  
 BUF HAS ADR FB  
 BR IF C2 BIT IS ON AFTER ACCESSING BUF.


1 RST STAM 163  
 3A00 3A2A  
 16A GB  
 RESET BUFFER CHAIN CONTROL  
 QC111

C1 AND C2 ARE DECODED TO DETERMINE A 4-WAY BRANCH IN SPAR XFER MATRIX.



TEST FOR SPAR KERNEL LOADED

BUFFER HANG-- WAIT FOR STOP BUTTON TO BE PRESSED.







THE IDLE LOOP IS BYPASSED IN SOME CASES TO AVOID THE CASE OF A CPU COMMAND, RESETTING UNIT CHECK, UNIT EXCEPTION, OR THE MODE REG.

RATE SEL COMPLETE  
 QC105GH

OFFLINE MAINT TO IDLE LOOP  
 QC101

BUFFER COMMAND ACCESS			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31278
		CD LOC	CD PN
		CD TYPE	MACH 3800-111


21



INITIAL SELECTION			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31279
CD LOC		CD PN	
CD TYPE		MACH	3800-111

QC121

QC121



23

DSE, WRT, ERG,  
WTM, LWR

QC 131EL

1 04D  
6680 E6BE  
LWR CMD ZB  
07E LWR COMMAND  
(CODE '8B')

1 07F  
SET LWR LTH  
2100 A114  
054 AB

SEND LWR STATUS  
QC151

MOTION CONTROL CMDS

QC131FL

1 067  
5800 58FC  
GO TO AD  
0FC

WRITE CMD  
(CODE '01')

1 0E1  
7001 F03D  
WRITE BC  
0EC

1 0FD  
5800 5AE9  
GO TO DC  
2E9

SEND INITIAL STATUS  
QC161

0 SET CE 0FC  
2400 243D  
0FD BD  
SET CHANNEL END  
IN STATUS

0 07E  
5800 58C6  
GO TO ZG  
0C6

0 0C8  
6641 665D  
DSE CMD AG  
DATA SECURITY  
ERASE (CODE '97')

0 0DC  
7881 78A1  
NOT FILE PRT  
0CB BG

0 0E0  
SET CMD RJT  
2540 257E  
0FE CG

SEND FINAL STATUS  
QC191

SET CMD RJCT

QC151FH, QC155CE, QC155EF

1 0DD  
7501 F52F  
ALLOW DSE LTH  
0FE AJ

1 0EF  
7841 7875  
TI OFF  
0E4 BJ

1 0F5  
7881 78A1  
NOT FILE PRT  
0E0 CJ

0 SET CMD RJT  
2540 257E  
0FE BK

0 SET CMD RJT  
2540 257E  
0FE CK

SET UC 0FE  
0680 8687  
0C7 DK

0C7  
5800 5820  
GO TO EK  
02D

RJT CMD 9MD RD BKD

QC151CM

SET COMMAND REJECT


SET UNIT CHECK

SET STATUS AND SENSE BITS FOR WRT & MOTION CMDS

PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22017	PG PN 31281	CD TYPE	MACH 3800 - 111

QC  
1  
4  
1

24




QC151

25

QC151






QC161  
27

SEND STATUS TO CHANNEL			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22017	PG PN	31284
CD LOC		CD PN	
CD TYPE	QC	MACH	3800 - 1

QC161



28

SEND STATUS TO CHANNEL							
PRESENT EC	22021	DATE	10/31/74	CD LOC		CD PN	
PREV EC	22020	PG PN	32012	CD 7	CD TYPE	QC	MACH. 3800-111


QC165





DEVICE END ROUTINE

QC181BG



NOTE- DE IS SET INTO STATUS BY 'SEL TU DE' CIRCUIT ON CD031.

SEND DE STATUS  
QC181

TEST FOR LP R


QC165FG

TIO STATUS

QC131BB

MAINT INITIAL STATUS

QC161GH



EXECUTE CMDS  
QC191


SEND FINAL STATUS  
QC191

QC17  
30

DEVICE END SCANNER AND LP TEST			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 3126	CD TYPE	MACH 3800 - III

QC17  
1


SEND DE STATUS  
QC17IEC




SEND INTERRUPT STATUS  
QC191

DEVICE END ROUTINE  
QC17I

INTERRUPT PENDING ROUTINE A  
QC17IBG




INTERRUPT PENDING ROUTINE B  
QC17IEJ



QC17I  
31

INTERRUPT PENDING ROUTINE			
PRESENT E C	22020	DATE	6-25-73
PREV E C	22015	PG PN	31287
CD LOC		CD PN	
CD TYPE		MACH	3800 - 111

QC17I



MAINTENANCE PRIORITY CONTROL  
 WILL DELAY EXIT FROM THE IDLE LOOP  
 ON AN INLINE MAINTENANCE OPERATION  
 AFTER A CPU OPERATION. DELAY IS  
 VARIABLE THRU THE RATE SELECTION  
 CONTROL ON THE PANEL, WHEN  
 THE HARDWARE EC IS INSTALLED.

SENSE COMMAND AND PRIORITY CTL			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31288
CD LOC		CD TYPE	QC
CD PN		MACH	3800 - 111

32

QC  
1  
9  
1

REQ TIE CMD  
QC211DA

SET IO GT B 285  
1D00 9D12  
292 ZC

SET SRV-I 292  
1B40 9B53  
293 AC

293  
5800 5964  
164 BC

164  
7401 7427  
166 CC

166  
72C0 F2E4  
164 INTF DISC DC  
TEST FOR ADR OUT  
UP AND SELCT OUT  
DOWN

1 165  
5800 870  
070 FC

SET CE, DE IN STATUS  
QC151

1 167  
INGATE IOR  
00C0 80E8  
168 BE

RST SRV-I 168  
1B80 9BA9  
169 CE

SET TIE IF 169  
1F40 9F6B  
168 DE

IOR TO DTR 168  
1940 1965  
165 EE

TEST FOR 7TR COMPATIBILITY

QC191BB

DIAGNOSTIC WRITE FROM SPAR\*

360  
78C1 78CB  
7TRK 34A AJ

1 34B  
6C40 6C46  
346 BJ

0 34A  
RST PHATST  
0FC0 8FCC  
34C BK

1 347  
7081 7093  
352 CJ

0 346  
RST IO GTS  
1D40 9D55  
355 CK

1 353  
7080 708C  
34C DJ

0 352  
RST IO GTS  
1D40 9D55  
355 DK

1 34D  
5800 DB51  
351 EJ

0 34C  
RST IO GTS  
1D40 9D55  
355 EK

355  
RST RWA GTS  
1C80 9CA8  
368 FK

368  
RST DTR  
1E80 1EB0  
370 CK

SET NOT COMPATIBLE  
QM061

TEST FOR WRITE PREFETCH  
QC211


\* ADDRESS 360 IS A RESERVED ENTRY TO THE MICRO-PROGRAM FROM SPAR FOR WRITING RECORDS FROM THE FE BUFFER IN DIAGNOSTIC MODE. BEFORE ENTRY, A DIAGNOSTIC MODE SET MUST BE SET IN THE MODE REG, STAS, STAM, AND GPC MUST BE RESET AND THE CHAIN TGR SET.

REQ TI COMMAND			
PRESENT E.C.	22020	DATE	6-25-73
PREV E.C.	22015	PG PN	31289
		CD LOC	CD PN
		CD TYPE	MACH 3800 - 111

QC211

33


QC211



WRITE PREFETCH			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31345
CD LOC		CD PN	
CD TYPE		MACH	3800-111

34

QC11



TO 24 SENSE BYTE LOOP  
QC191FF, DG

TEST FOR ADR OUT UP  
AND SELECT OUT DOWN

SET CE DE IN STATUS  
QC151

24 SENSE BYTE LOOP (NEW CE CARD)			
PRESENT EC	22020	DATE	7-9-73
PREV EC	22015	PG PN	31000
CD LOC		CD PN	
CD TYPE		MACH	3800-111

35


35

SPAR KERNELS WILL ENTER THE MICROPROGRAM AT LOCATION BC1 TO SET UP THE BCR AND THE DRIVE STATUS AND DIRECTION, AND PERFORM ANY NECESSARY TURNAROUND DELAY. THE RETURN TO THE SPAR KERNEL IS CONTROLLED BY STAM ON QM041.

DRIVE SETUP REQUEST  
SPAR KERNEL

ALL COMMANDS  
TO MOTION QC211FF

340 TA I  
QM021FD



MOTION - INITIAL ENTRY					
PRESENT EC	22020	DATE	6-25-73	CD LOC	CD PN
PREV EC	22015	PG PN	31291	CD TYPE	QM MACH 3800 - 111

36

QM 111



WR FWD BEFORE BKSP  
QM01DB

START MOVING TAPE

0	0CE
SET GO	
2800	A814
004	Ab

SET GPC	0D4
4F00	4F3F
OFF	BB

SET LOW THLD	OFF
0C00	0C16
0D6	DB

WAIT FOR WRITE  
INHIBIT TO FALL

0	0D6
7880	789B
WRT INH	EB
0D8	

1	DEC GPC	0D9
6E80	6E96	
GPC	FB	
0D6		

WRITE INHIBIT  
DID NOT FALL  
IN 45 MILLI SEC

1	0D7
5800	5938
GO TO	GB
138	

TU REJECT F  
QM151

STOP TAPE

0	0D8
RST GO	
2840	A85A
0DA	DD

RST GPC	0DA
0980	0985
0C5	FD

3400 TA 1  
QM011

IF A BACKSPACE COMMAND FOLLOWS A WRITE COMMAND, THE TAPE IS MOVED FORWARD IN WRITE STATUS UNTIL WRT INHIBIT FALLS BEFORE BEGINNING THE BACKSPACE OPERATION. THIS ASSURES A PROPER GAP AFTER THE PREVIOUSLY WRITTEN RECORD.


37

WR BEFORE BACKSPACE - FORWARD HITCH			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22017	PG PN	31292
CD LOC		CD TYPE	QM
CD PN		MACH	3800 - 111

QM011

DELAY FOR TA1  
QM011DE

TURN AROUND NO 1




QM031

38

TURNAROUND				
PRESENT E C	22020	DATE	6-25-73	CD LOC
PREV E C	22015	PG PN	31293	CD TYPE QM
				CD PN
				MACH 3800 - 111

QM031





Q M 0 4 1  
OK

MASTER  
MCD


READ FORWARD AT LOAD POINT			
PRESENT EC	22020	DATE	7-9-73
PREV EC	22015	PG PN	31295
CD LOC		CD TYPE	
CD PN		MACH 3800 - 111	

Q M 0 4 1



TEST FOR ID BURST

QM051GJ

NRZI BIT CELL DETECTED




PE BIT CELL DETECTED




PE TAPE

QM061

ZERO OUT DBC TO POSITION A NRZI TAPE PAST THE EDGE OF THE LOAD POINT STICKER TO PREVENT FALSE 1st BITS FROM BEING DETECTED DUE TO THE LOAD POINT STICKER DEFORMING THE TAPE.



THIS ROUTINE IS USED TO DETERMINE IF A TAPE WAS WRITTEN IN PE OR NRZI MODE. 1.12 INCHES ALONG SIDE THE LOAD POINT STICKER WILL BE EXAMINED. TWO COUNTERS ARE PRESET: GPC IS SET TO 1200<sub>10</sub> TO COUNT NRZI BIT CELLS AND THE DBC IS SET TO 512<sub>10</sub> TO COUNT PE BIT CELLS. IF EACH BIT CELL "AMP SNS TRKP" IS TESTED, IF "AMP SNS TRKP" IS UP, THE DBC IS DECREMENTED; IF NOT, THE GPC IS DECREMENTED. THE FIRST COUNTER TO GO TO ZERO DEFINES THE MODE OF RECORDING. DBC = 0 IMPLIES A PE TAPE AND GPC = 0 IMPLIES A NRZI TAPE.




NRZI TAPE

QM061

59630  
77

ID BURST DETECTION (SAMPLING TECH)			
PRESENT EC	22020	DATE	7-9-73
PREV EC		PG PN	31296
		CD LOC	CD PN
		CD TYPE	QM
			MACH.

59630



42

QM051

READ FORWARD AT LOAD POINT			
PRESENT EC 22821	DATE 10/31/74	CD LOC	CD PN
PREV EC 22020	PG #N 32013	CD 5	CD TYPE
			MACH 3800 - 111

QM051

READ NOT LP

QM051GG,

153	147	150
SET GO	BCR TO BCC	TST ER INSR
2800 2807	0D40 0D50	1F80 1F95
147 AD	150 BD	155 DD

155
SET GPC $\beta = F$
4F00 4F1B
15B BG

1 15B  
DEC GPC  
6E80 EE98  
GPC =  $\beta$   
158 CG  
WAIT FOR WRT  
INHIBIT TO  
FALL

0 158
WRT INH
7880 F89A
15A DG

1 159
SEL AND LP
7840 F860
160 FG

0 160
GO TO
5800 5932
132 GG

TU REJECT D

QM151

SET UNIT CHECK

QM081

TST FOR DATA 1/2

QM081

TEST FOR DATA 2



QM061

READ NOT AT LOAD POINT			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31298	CD TYPE	MACH 3800 - 111

QM061

43

QM061



SET UNIT CHECK QM071FG

TEST FOR BOB OR TM			
PRESENT E C	22020	DATE	6-25-73
PREV E C	22015	PG PN	31299
		CD LOC	CD PN
		CD TYPE	MACH 3800 - 111


QM071FG

44

QM081



READ  
QM081CL



END READ SENSE FOR IBG			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31300	CD TYPE	MACH 3800-111

QM081

45


QM081

BKSP BLK  
QM171CH

IC0  
SET LOW THLD  
0C00 0C1A  
1DA AB

THE CREATED TAPE DELAY ENSURES THAT THE  
BACKSPACE RECORD COMMAND STOPS BETWEEN  
RECORDS AND DOES NOT STOP DUE TO A FALSE  
IBC FROM A CREATED TAPE.

5.0 MSEC DELAY FOR  
3430, 3440, 3450



READ COMPLETE  
QM091FJ

READ AND SPACE CMDS  
QM161

CREATED TAPE DELAY ON BACKSPACE BLOCK			
PRESENT EC 22026	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31301	CD TYPE	MACH 3800-111


97







WTM COMPLETE  
QW141GK



SET HOLD TM IS ISSUED HERE  
IN ORDER TO RESET THE TM CHK  
LTH

LOOK FOR IBC  
QM131FK


NO AS DOWN AND NO EOD  
QM131DJ

THIS LOOP LOOKS FOR IBC CONDITION TO  
OCCUR WITH IN .20 INCS AFTER RECORD  
OR TM WAS WRITTEN. IF NO IBC IS SEEN,  
EQUIP CHK IS SET. THIS LOOP PREVENTS  
TAPE RUNAWAY.

WTM SEQUENCE			
PRESENT EC	22020	DATE	6-25-73
PRV EC	22017	PG PN	31305
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

QM14

QM151




QM 151

MOD IN MASTER

CHECK CONDITIONS			
PRESENT EC	22020	DATE	7-9-73
PREV EC	22015	PG PN	31306
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

QM 151



MASTER

MOD III


ENDING SEQUENCE			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31307
CD LOC		CD P/N	
CD TYPE	QM	MACH	3800-111

QM161

57

QM161






THIS LOOP IS DESIGNED TO COMPLETE THE TRANSMISSION OF A BLOCK OF DATA, EVEN THOUGH THE TERMINATE LATCH MAY HAVE COME ON. THE 1401 EMULATOR REQUIRES THAT THE CONTROL UNIT ACCEPT ALL OF THE DATA. JUMPER NOT REQUIRED ON A STANDALONE.

QM 165

53

MOD 30 WITH EMULATION			
PRESENT E C	22020	DATE	6-25-73
PREV E C	22015	PG PN	31308
CD LOC		CD PN	
CD TYPE QM		MACH	


QM 165



54

END SPACE CMDS - TEST FOR IBG			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31309
CD LOC		CD PN	
CD TYPE		MACH	3800-111

Q  
M  
1  
7  
1




LWR ENTRY EXIT ROUTINE			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22012	PG PN	31310
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

QM 18  
55

QM 18






NRZI READ			
PRESENT EC	22021	DATE	10/31/74
PREV EC	22020	CD	CD 8
		CD LOC	CD PN
		CD TYPE	MACH 3800

57

QZ




END OF DATA FORWARD			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31313
CD LOC		CD TYPE	
CD PN		MACH	3800-111

Q N 0 1 1 D H

58

Q N 0 1 1 D H

7TR AND DC MODE  
QN021FE



7 TR DC RD COMPLETE  
QN031


THE PROGRAM ON THIS PAGE IS USED ANY TIME THE TCU IS IN 7 TRK AND DATA CONVERT MODE. IT DETERMINES WHETHER "PADDING" WITH ZEROES WILL OCCUR AT THE END OF A RECORD AND IF THIS "PADDED" BYTE WILL BE SENT TO THE CHANNEL.

REFER TO MOD 111 FE MANUAL (P. 1-8) FOR DC CT. INFORMATION.

DATA CONVERT PADDING- 7 TR			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31314
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

QN025

59



END OF DATA FWD OR BKD			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31315
		CD LOC	CD PN
		CD TYPE	MACH 3800-111



02331

69

02331



SET UP GPC TO GENERATE A .15 in. DELAY.  
 THIS DELAY IS USED TO CREATE THE .75 in.  
 GAP DURING A WRITE. DURING A READ  
 THIS DELAY IS USED TO POSITION THE TAPE  
 TO MAINTAIN THE READ ACCESS TIME.



67

GENERATE NRZI READ STOP DELAY			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31316
CD LOC		CD TYPE	QN
CD PN		MACH	3800-111

7 TRK READ COMPLETE  
 QN041EC  
 9 TRK READ COMPLETE  
 QN031GD

7A41 FA45  
 NDC EQ 173  
 444 BA

THIS WAIT FOR NDC 173  
 IS USED TO INSURE THAT  
 ALL CHECK CHARACTERS  
 HAVE BEEN READ BEFORE  
 THE LRC AND CRC REGIS-  
 TERS ARE CHECKED.

1 445  
 7040 7048  
 READ  
 448 CJ

0 448  
 60C0 E0CA  
 NOT RD BKWD  
 44A DJ

1 44B  
 5000 5C86  
 GO TO  
 486 EJ

BLOCK OR FILE COMMAND  
 QN081


RD BKWD COMPLETE TEST LRCB  
 QN051  
 READ COMPLETE TEST LRCB  
 QN051

Q  
N  
0  
4  
5

62

NRZI STOP DELAY			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31317	CD TYPE	MACH 3800-111

Q  
N  
0  
4  
5



LRCB TEST					
PRESENT E.C.	22021	DATE	10/31/74	CD LOC	CD PN
PREV E.C.	22020		3207	CD 6	CD TYPE
					MACH. 3800

63

QZ05

USED ONLY FOR 9TR NRZI 800 BPI READ FORWARD/READ BACKWARD OPERATIONS.

GO TO TR IN ERR DETECTION

QN051AJ

SET CRC REG INPUTS TO ZERO SO THAT THE CRC REG CAN BE SHIFTED WITHOUT INPUTS.

0 458  
RST RWA GTS  
1C80 9CAD  
46D AB

46D  
RST AB BUS  
1DC0 9DF0  
470 BB

470  
NRZI SET RWB  
2FC0 AFFD  
47D CB

CHECK FOR MATCH PATTERN (1110111) IN CRC REG.

47D  
6200 E21A  
CRC EQ MATCH  
45A EB

CRCR OK

QN071

THIS MICRO PROGRAM ROUTINE CHECKS THE CRCR AFTER EACH READ FOR THE MATCH PATTERN (1110111). THE MATCH PATTERN INSURES THAT THE RECORD WAS READ WITHOUT ERRORS OR IF DOING A CORRECTIVE READ, CORRECTION WAS SUCCESSFUL. IF THE MATCH PATTERN IS NOT FOUND THEN THE CRCR IS CHECKED FIRST FOR ZERO AND IF IT CONTAINS ZERO NO ATTEMPT IS MADE TO FIND THE ERROR. IF THE CRCR DOES NOT EQUAL ZERO OR THE MATCH PATTERN AN ATTEMPT IS MADE TO FIND THE TRACK IN ERROR (TIE). AS LONG AS THE ERROR EXISTS ONLY IN ONE TRACK THE ERROR TRACK CAN BE FOUND.

MOVE ERR PATTERN FROM EPR TO DTR

0 45A  
6240 625C  
CRCR 0  
45C AD

0 45C  
EPR TO DJ RG  
15C0 15DE  
45E BD

RST EPR AND TURN ON EPR BIT P. THIS BIT IS USED TO KEEP TRACK OF WHICH TRACK IS BEING TESTED FOR TIE.

45E  
RST EPR  
2CC0 ACDF  
45F CD

ALLOWS CRCR AND DTR TO BE COMPARED USING ECR BUS.

45F  
SET EPR P  
2C40 2C60  
460 DD

460  
CRC DTR GATE  
2D00 AD21  
461 ED

IF DTR EQUALS CRCR THEN TIE HAS BEEN FOUND.

461  
6201 E223  
DTR EQ CRCR  
462 AG

TRACK IN ERROR FOUND. IF RD FORWARD THE EPR HAS THE TIE BYTE REVERSED: EPR-P01234567 TIE-76543210P IF RD BKWD EPR CONTAINS TIE BYTE.

1 463  
SET FOUND TR  
2F00 2F27  
467 BG

TIE FOUND RD FWD/BKWD

QN071

CHECK TO SEE IF EPR BIT 7 IS ON. IF ON ALL TRACKS HAVE BEEN TESTED AND NOT ABLE TO FIND TIE. IF EPR BIT 7 IS NOT ON SHIFT CRCR (THIS SHIFT ALSO ADVANCES THE BIT IN THE EPR TO THE NEXT POSITION).

0 462  
6280 62A0  
EPR BIT 7 ON  
466 BJ

ALL TRACKS TESTED AND NO TIE FOUND.

1 45D  
RST EPR  
2CC0 2CE7  
467 DJ

NOT ABLE TO FIND TIE

QN071

0 466  
SHIFT CRCR  
2C00 2C21  
461 CK

ALL TRACKS TESTED NO TIE FOUND

QN071

CHECK CRCB AND TEST FOR TRACK IN ERROR

PRESENT EC	22020	DATE	6-25-73	CD LOC	CD PN
PREV EC	22015	PG PN	31319	CD TYPE	MACH 3800 - 111

QN051AJ

QN051AJ

TIE FOUND RD FWD: BKWD

QN061BC

NOT ABLE TO FIND TIE

QN061DJ

ALL TRACKS TESTED NO TIE FOUND

QN061BJ

1	467
SET UC	
0680	06BA
47A	AF

47A	
SET DATA CK	
1B00	1B3B
47B	CF

47B	
SET END-D CK	
1A80	9A9B
45B	DF

1	45B
DEGT CRC DTR	
2D40	AD59
459	FJ

TRACK IN ERROR COMPLETE

QN051

CRCR OK


QN061EB

DEGATES CRCR FROM INPUT TO ECR BUS

0261

SET DTR WITH TIE DATA			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PREV EC 22015	PG PN 31320	CD TYPE	MACH 3800 - 111


QN051



CHECK FOR STOP DELAY AND NO TM ON FILE CMD			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31321
CD LOC		CD TYPE	
CD PN		MACH	3800 - 111


99

Q161



67

CHK FOR CREASE / VOID - RDF, RDE, OR FSR			
PRESENT E.C. 22020	DATE 7-9-73	CD LOC	CD PN
PRV E.C.	PG PN 31322	CD TYPE	MACH



THIS ROUTINE IS USED ONLY DURING NRZ1 BACKSPACE RECORD COMMANDS TO GET OVER A CREASE. AFTER NDC GOES TO 173 GO IS RESET AND THE GPC IS SET UP FOR A DELAY OF 2 MS. IF A FIRST BIT IS DETECTED DURING THE 2 MS DELAY THE NRZ1 CONTROLS (INCLUDING THE DELAY COUNTER) IS RESET. IF ANOTHER 1st BIT IS DETECTED BEFORE THE GPC GOES TO ZERO THE MICROPROGRAM RETURNS TO THE NRZ1 READ ENTRY POINT QN081 TO LOOK FOR ANOTHER 1BG CONDITION.


NRZI CREASE TAPE DELAY			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22018	PG PN	31323
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

89

QN081







TTR 200 BPI  
QN101CH


GPC LOADED FOR TTR 200 BPI  
QN111

5 1 2 3 4

72

LOAD NBCR FOR 200 BPI			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31324
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

5 1 2 3 4



71

LOAD NBCR FROM GPC			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31325
		CD LOC	CD PN
		CD TYPE	MACH 3800 - 111

1

SPAR REQUEST  
QS121ZE

IF STAS IS ON, WE ARE CURRENTLY DOING A SPAR COMMAND REQ.

SPAR CMND REQ  
QS121

BITS C1, C2, and C3 OF BUFFER POSITION 3 PROVIDE SPAR RUN OPTIONS:

C1	C2	C3	OPTION
0	0	0	NORMAL RUN
0	0	1	LOOP KERNEL
0	1	0	SPACE FORWARD
0	1	1	LOOP TEST
1	1	0	SEARCH AND STOP
1	1	1	SEARCH AND GO

DESIGN NOTE: THE MICRO ORDER 'S STA CTL=7' MUST BE ISSUED AT LEAST 2 MICRO SECONDS BEFORE INTERROGATING THE OFFLINE SWITCH.

SPAR RELOAD AFTER INITIALIZATION FROM SPAR KERNEL


LOAD ADK REG. IOR IS LOADED WITH GARBAGE, BECAUSE GATES ARE WRONG.

SET STATUS CONTROL LINE 2 ON. THIS WILL CAUSE TU OFFLINE SWITCH TO BE RETURNED TO TCU ON MOD LINE 2.

TEST TO ENSURE THAT DRIVE IS OFFLINE.

RESET THE STATUS CONTROL LINES.

LOAD THE SPAR KERNEL. MICRO-PGM CONTROL WILL BE DISABLED UNTIL LOAD IS COMPLETE.



LOAD KERNEL ID INTO FEEDR.


CANNOT LOOK AT TU OFFLINE SW IF TU NRDY IS INDICATED

SPAR KERNEL LOAD			
PRESENT EC	22020	DATE	10/31/74
PREV EC	22020	PG PN	32013
CD LOC		CD 4	
CD PN		CD TYPE	
			MACH 3800-111

PM107

Q  
S  
I  
1

72



**STAS** A SPAR KERNEL CAN LOAD COMMANDS INTO THE BUFFER AND THEN HAVE THEM BE EXECUTED BY THE MICRO-PROGRAM. STAS IS USED TO CONTROL THE OPTIONAL RETURN TO THE IDLE LOOP. IF STAS IS OFF AS A BUFFER COMMAND COMPLETES, THE IDLE LOOP IS BYPASSED, AND ANOTHER COMMAND IS IMMEDIATELY ACCESSED. THUS THE SPAR KERNEL CAN ALLOW THE CPU TO BREAK IN-BETWEEN THESE COMMANDS BY LEAVING STAS SET, OR CAN INSURE THAT CPU DOES NOT BREAK IN AFTER A COMMAND BY RESETTNG STAS.

**STAM** THE SPAR KERNEL CAN USE THE LOAD BCR ROUTINE OF THE MICRO-PGM, WHICH IS ENTERED AT BLOCK 100 ON QM121. STAM, IF ON, CAUSES A RETURN TO LOCATION 7B0 OF THE SPAR KERNEL AFTER THE BCR IS LOADED. IF STAM IS OFF, BUFFER COMMANDS EXECUTED FOR A SPAR KERNEL WILL BE PERFORMED NORMALLY. STAM IS ALSO USED AS A BUFFER CHAIN COMMAND CONTROL. IF A '4B' COMMAND IS ISSUED IT WILL SET STAM. A TIO (000) WILL RESET STAM. IF STAM IS ON AS A BUFFER COMMAND IS COMPLETED, THE IDLE LOOP IS BYPASSED AND ANOTHER COMMAND FROM THE BUFFER IS IMMEDIATELY ACCESSED.

MASTER


SPAR KERNEL ENTRY AND EXITS

PM1017

PRESENT EC	22020	DATE	6-25-73	CD LOC	CD PN
REV EC	22015	PG PN	1327	CD TYPE	MACH 3800 - 1

73

Q S I I




MASTER

SET THE C2 BIT ON THE VALUE OBTAINED FROM THE SWITCHES  
 INSERT AS AN ADDRESS IN BUF POS 0

SPAR AND BUFFER FUNCTIONS			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22017	PG PN	31328
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

Q5121



ENTRY TO WRITE AND WRITE PE BURST			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
EC 22015	PG PN 19	CD TYPE	MACH 3800

75

NRZI WTM/ERG NOT LP



QW111CG

PE BURST HAS BEEN WRITTEN





QW111EJ

NRZI LD PT DELAY COMP

QW111GK




SET GPC TO 1920 HALF 3 IT CELLS FOR .6 INCH GAP BETWEEN THE ID BURST AND FIRST RECORD.



ERASE GAP CMD








QW141



SET GPC TO 9600 HALF BIT CELLS FOR 3.0 WTM/ERG






PE WTM/ERG NOT LP

QW111BG







LWR OR WR CMD-NOT AT LP

QW111BE



LOAD BCR FOR NRZI WT/WTM






QW143



SET GPC TO 127 TO WRITE 64 TM BYTES

PE WTM



QW141



SYNC WITH BCC=0

SET AUTO DECR GPC EACH TIME BCC GOES TO 0

WRITE 40 ZEROS BY FLIPPING WT 79 TIMES



40 ZEROS WRITTEN WT SET TO ALL ONES

QW131


QW1121  
22

GAP AFTER PE BURST AND WRITE 40 ZEROS			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31330
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

QW1121



40 ZEROS WRITTEN  
 QW121FL WT SET  
 TO ALL ONES



NOTE: HARDWARE SETS  
 OVERRUN WHEN  
 APPROPRIATE


MOD III MASTER

PE WRITE DATA			
PRESENT EC	22015	DATE	6-29-72
PREV EC	22001	PG PN	22550
		CD LOC	CD PN
		CD TYPE	MACH 3800-111


Q  
 W  
 1  
 3

77


PE WTM  
QW12IEG



RECORD HAS BEEN WRITTEN  
QW13IFK



ERASE GAP CMD  
QW12IGB  
DSE CMD  
QW11IAL




MASTER  
MOD III

PE WTM AND WRITE ENDING			
PRESENT EC	22004	DATE	1-4-72
PREV EC		PG PN	22551
		CD LOC	CD PN
		CD TYPE	MACH 3800-111

QW141  
78

QW141






QW143B  
88

SET BCR FOR 7TR 200 BPI WRITE			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31332
		CD LOC	
		CD TYPE	MACH 3800-111

QW  
1  
4  
5

NRZI WRITE (7 OR 9 TRACK). A VALUE IS LOADED INTO THE BCR WHICH IS EQUAL TO 1/2 THE BIT CELL. THIS VALUE IN TURN IS LOADED INTO THE BCC WHEN EVER THE BCC GOES TO ZERO. ALSO THE GPC IS LOADED LOADED WITH 2 AND EVERYTIME THE BCC GOES TO ZERO THE GPC IS DEC.




NRZI WRITE			
PRESENT EC 22020	DATE 6-25-73	CD LOC	CD PN
PROJ EC 22015	PG PN	CD TYPE	MACH 3800

QW151


THIS WAIT FOR NRC NOT ENABLE INSURES THAT READ DATA WILL NOT BE ON THE INPUT TO R/WA WHEN THE CRCR IS MOVED TO R/WA INPUT.

RST WT WRITE FAILED  
QW161

WRITE CRCR BYTE  
QW151FG




DATA WRITTEN 7 TRK  
QW151FH



WRT 7 TRK LRCC  
QW161

WRITE 9 TRK TM  
QW145GF

WRITE 7 TRK TM  
QW145GE



WRT/WTM END SEQ  
QW161

FLIP WRITE TRIGGERS WITH 9TR OR 7TR TM CHARACTER. 9TR TM EQUALS 13hex, 7TR TM EQUALS 0Fhex.


THESE NO OPS ARE NECESSARY TO INSURE PROPER LRCC SPACING.

NRZI WRITE		DATE 6-25-73		CD LOC		CD PN	
PRESENT E.C.	22020	PG PN	31334	CD TYPE	MACH		3800-111
PREV E.C.	22015						

QW151

82

QW151





QW155

83

NRZI WRITE.			
PRESENT EC	22020	DATE	6-25-73
PREV EC	22015	PG PN	31335
CD LOC		CD TYPE	MACH 3800-111
CD PN			

QW155




3470 Bit Cell Timing

A 3470 moves tape at 20 ips  
 PE is written at 1600 bpi  
 $\therefore 320,000$  bits are written/sec  
 giving a bit cell time of  $3.12 \mu\text{sec}$


PE Write

118








Write Timings.



WRITTEN ON TAPE





WRITE A RECORD OF FOUR BYTES with CRC and LRC




	DTR
P	0
0	0
1	0
2	0
3	0
4	1
5	0
6	0
7	0

When CRC=DTR the track in Error (TIE) has been found (FOUND TRACK FF is Set). If FOUND is set on Read Forward the EPR is transferred in Reverse to the DTR. On a Read Backward the EPR is gated in a normal manner to the DTR.



AT THE END OF A READ OR READ BACKWARD, THE CRC REGISTER SHOULD CONTAIN 111010111. THIS IS THE MATCH PATTERN.


# CRCR




CRC register is complemented, except for bits 2 and 4, and compared to the DTR




# EPR




The EPR is gated to the DTR. The EPR is reset and the P bit is turned on.





NRZI & PE READ DATA FLOW TX05

06






Figure 3-3. Read Detection, During 40 Zeroes.

3-3

Change B, 31 August 73

92






Figure 3-4. Read Detection, Data.

3-4

93




Figure 3-5. Read Data Transfer, Normal.




Figure 3-6. Read Overrun.

